KKonnect - KFlop

[Smouk]

Tom, good day!
I connect IO module MPG Siemens (Chiron 25FZ) to KFLOP. The module is connected via my adapter instead KKonnect. You can send the protocol between KKonect and Kflop or is classified information?

Similar Threads:

• Considering Kflop
• kflop by itself?
• Setting up KFlop
• KFlop 4.3
• Umax Cnc BOB with Kflop...anyone else using this?

[m_c]

The attached PDF is the Konnect standard Tom provided me with a while ago, and the word document is one with my notes added from when I tried to use an STM32 to communicate instead of a Konnect board, with the aim of implementing a Modbus interface to a remote IO board.
However, even with an STM32 clocked to 172MHz, I couldn't get it to respond fast enough. It should be a reasonably simple thing to implement in a FPGA for those with the skills to program such things.

One thing I learnt though, is the Konnect board is such a simple thing when you realise just how simple the logic involved is!

[Smouk]

M_c, many thanks!
I'll try to implement without the FPGA. Signature bytes are always the same?

[Smouk]

Protocol in the subject, unfortunately, not true.
Latching addresses and registers on the output registers occurs on the falling edge.
Does anyone have any information whether at some point there is latching on KFLOP input0-input4?

[TomKerekes]

Hi Smouk,

While the CLK is high the Konnect board drives the data Bus with the current Input Data. After some time KFLOP reads the data (which latches the data) then quickly puts the CLK low.

HTH
Regards

[Smouk]

I forgot to write. For those who will be repeated this way:

Channel:
1. CLKIN (pin 15).
2. STARTIN (pin 16).
3. DB0 (pin 5).
4. DB1 (pin 6).

Arrows:
Red - capture address on the falling edge STARTIN.
Brown - capture output on the falling edge CLK (8х2 = 16 output).
Green - setting the input value of the data lines on the rising edge CLK( 8x4 = 32 input + 8 check bit). The value of the last input fixedly to check - 0xA5.

Use in the scheme of microcontrollers - not work idea, time delays are too small. If you need an adapter to IO module is necessary to use the FPGA.