Sorry, I solved it. I can leave the FPGA pulse width value to the max 63 bits. I used electronic gear in the Panasonic Servos to get the higher speed from the limited input pulse frequency.
Although, if anybody knows if you can set different FPGA pulse length values to each channel would be nice to know.